On a more positive note, I'm _almost_ there, with basic functionality almost covered already, being able to rasterize a tri in SW.
It's missing neat stuff like a BTB or caches, but I'm very happy with the current design (IF/MEM FIFOs, parallel MEM/×/÷ units, partial forwarding, fairly high Fmax...)